

dce 2010

# Reconfigurable Computing

Tran Ngoc Thinh  
 HCMC University of Technology  
<http://www.cse.hcmut.edu.vn/~tnthin/rc>

dce 2010

# Chapter 1 Architectures

dce 2010

## Agenda

Programmable devices (PLD)

- PAL /PLAs
- CPLDs
- FPGAs

Reconfigurable Computing

dce 2010

## PALs and PLAs

- Pre-fabricated building block of many AND/OR gates (or NOR, NAND)
- "Personalized" by making or breaking connections among the gates
  - Implements hundreds of gates, at most

Programmable Array Block Diagram for Sum of Products Form

Reconfigurable Computing

dce 2010

## PALs and PLAs

Example: Equations

$$F_0 = A + \bar{B} \bar{C}$$

$$F_1 = A \bar{C} + A B$$

$$F_2 = \bar{B} \bar{C} + A B$$

$$F_3 = \bar{B} \bar{C} + A$$

Personality Matrix

Product term	Inputs			Outputs			
	A	B	C	F <sub>0</sub>	F <sub>1</sub>	F <sub>2</sub>	F <sub>3</sub>
AB	1	1	-	0	1	1	0
$\bar{B}\bar{C}$	-	0	1	0	0	0	1
$A\bar{C}$	1	-	0	0	1	0	0
$\bar{B}C$	-	0	0	1	0	1	0
A	1	-	-	1	0	0	1

Reuse of terms

Input Side:  
 1 = asserted in term  
 0 = negated in term  
 - = does not participate

Output Side:  
 1 = term connected to output  
 0 = no connection to output

Reconfigurable Computing

dce 2010

## PALs and PLAs

Example Continued - Unprogrammed device

All possible connections are available before programming

F<sub>0</sub> F<sub>1</sub> F<sub>2</sub> F<sub>3</sub>

Reconfigurable Computing

### PALs and PLAs

**Example Continued - Programmed part**

Unwanted connections are "blown"

Note: some array structures work by making connections rather than breaking them

Reconfigurable Computing

### PALs and PLAs

**Alternative representation for high fan-in structures**

Short-hand notation so we don't have to draw all the wires!

X at junction indicates a connection

**Notation for implementing**

$$F0 = AB + \bar{A}\bar{B}$$

$$F1 = CD + C\bar{D}$$

Unprogrammed device

Programmed device

Reconfigurable Computing

### PALs and PLAs

**Design Example**

**Multiple functions of A, B, C**

$$F1 = ABC$$

$$F2 = A + B + C$$

$$F3 = \overline{ABC}$$

$$F4 = A + B + C$$

$$F5 = A \oplus B \oplus C$$

$$F6 = A \oplus B \oplus C$$

Reconfigurable Computing

### PALs and PLAs

**What is difference between Programmable Array Logic (PAL) and Programmable Logic Array (PLA)?**

**PAL : AND array is programmable, OR array is fixed at fabrication**

A given column of the OR array has access to only a subset of the possible product terms

**PLA: Both AND and OR arrays are programmable**

Reconfigurable Computing

### PALs and PLAs

**Design Example: BCD to Gray Code Converter**

**Truth Table**

A	B	C	D	W	X	Y	Z
0	0	0	0	0	0	0	0
0	0	0	1	0	0	0	1
0	0	1	0	0	1	0	1
0	0	1	1	0	1	1	0
0	1	0	0	1	1	0	0
0	1	0	1	1	0	1	0
0	1	1	0	1	0	1	1
0	1	1	1	0	1	1	1
1	0	0	0	1	0	0	1
1	0	0	1	0	0	0	0
1	0	1	0	X	X	X	X
1	0	1	1	X	X	X	X
1	1	0	0	X	X	X	X
1	1	0	1	X	X	X	X
1	1	1	0	X	X	X	X
1	1	1	1	X	X	X	X

**Minimized Functions:**

$$W = A + BD + BC$$

$$X = B\bar{C}$$

$$Y = B + C$$

$$Z = ABCD + BCD + A\bar{D} + \bar{B}C\bar{D}$$

**K-maps**

Reconfigurable Computing

### PALs and PLAs

**Programmed PAL:**

**Minimized Functions:**

$$W = A + BD + BC$$

$$X = B\bar{C}$$

$$Y = B + C$$

$$Z = A\bar{B}\bar{C}D + BCD + A\bar{D} + \bar{B}C\bar{D}$$

4 product terms per each OR gate

Reconfigurable Computing

### Complex Programmable Logic Devices

- Complex PLDs (CPLD) typically combine PAL combinational logic with Flip Flops
  - Organized into logic blocks connected in an interconnect matrix
  - Combinational or registered output
- Usually enough logic for simple counters, state machines, decoders, etc.
- CPLDs logic is not enough for complex operation
- FPGAs have much more logic than CPLDs
- e.g. Xilinx Coolrunner II, etc.

Reconfigurable Computing

### Complex Programmable Logic Devices

Reconfigurable Computing

### Field Programmable Gate Arrays (FPGAs)

- Introduced in 1985 by Xilinx
- Roughly seen, an FPGA consist of:
  - A set of **programmable macro cells**
  - A **programmable interconnection network**
  - Programmable input/outputs**
- Subparts of a (complex) function are implemented in macro cells which are then connected to build the complete function
- The IO can be programmed to drive the macro cell's inputs or to be driven by the macro cell's outputs
- Unlike traditional ASIC, **function is specified by the user after the device is manufactured**
- Physical structure and programming method is vendor dependant

Reconfigurable Computing

### FPGA Structure

- Typical organization
  - Symmetrical Array**
    - 2 D array of processing elements (PE) embedded in an interconnection network
    - Interconnection points at the horizontal-vertical intersection
  - Row based**
    - Rows of Processing elements
    - Horizontal routing via horizontal channels
    - Channels divided in segments
    - Vertical connections via dedicated vertical tracks (not on the graphic)

Reconfigurable Computing

### FPGA Structure

- Typical organization (cont)
  - Sea of gates**
    - 2 D array of processing elements
    - No space left aside the PEs for routing
    - Connection is done on a separate layer on top of the cells
  - Hierarchical**
    - Hierarchically placed Macro cells
    - Low-level macro cells are grouped to build the higher-level's PEs

Reconfigurable Computing

### Taxonomy of FPGAs

Reconfigurable Computing

### FPGA Programming Technologies

- SRAM (LUT-based)
  - An SRAM is used to store all possible values of a function
  - Value of a function for a given input is retrieved using the inputs as SRAM-Address
  - SRAM implementing a function is called a look-up table (LUT)
  - A new function is implemented by writing new values into the LUT
    - SRAM-based FPGA can therefore be reprogrammed (configured) on the fly
    - Since a LUT is volatile, a LUT configuration is lost when switching off the system

### FPGA Programming Technologies

- Anti-fuse
  - An anti-fuse normally presents a high-impedance state
  - can be "fused" into a low-impedance state when programmed by a high voltage.
  - The anti-fuse used in each of FPGAs from different company differs in construction

**Advantages:**

- small area,
- low resistance and parasitic capacitance than transistors
- reduce delays in the routing.

**Drawback: No reprogramming possible**

### FPGA Programming Technologies

- Poly-diffusion Anti-fuse: ACTEL PLICE**
  - programmable low-impedance circuit element
  - Poly-silicon terminal
  - Oxide-Nitride-Oxide dielectric
  - Melting the dielectric establish connection
- Metal Anti-fuse: Q-Logic Vialink**
  - 2 Metal terminal layers (Titanium-Tungsten)
  - Programming points isolated by amorphous Silicon film

### FPGA Programming Technologies

- EEPROM (Flash)
  - The same technology as that used in EPROM and EEPROM memories.

**Advantages:**

- EPROMs require re-programmable but do not require external storage.
- EEPROM can be re-programmed in-circuit.

**Drawbacks:**

- EPROM's resistors consume static power.
- EEPROM requires more chip area and multiple voltage sources

### FPGA Function generators

- LUT
  - LUT are used as function generators in SRAM-based FPGA
  - A k-inputs LUT can implement up to  $2^k$  different functions
  - A k-input LUT has  $2^k$  SRAM locations
  - A function is implemented by writing all possible values that the function can take in the LUT
  - The inputs values are used to address the LUT and retrieve the value of the function corresponding the input values

a	b	a XOR b
0	0	0
0	1	1
1	0	1
1	1	0

### FPGA Function generators

a	b	a XOR b
0	0	0
0	1	1
1	0	1
1	1	0

### FPGA Function generators

- LUT Example: Implement the function  $F = ABD + B\bar{C} + \bar{A}\bar{B}\bar{C}$
- using:
  - 2-input LUTs
  - 3-input LUTs
  - 4-input LUTs

Reconfigurable Computing

### FPGA Function generators

- Multiplexers (MUX)
  - A  $2^k \times 1$  MUX can implement up to  $2^k$  different functions
  - A function is implemented by writing all possible values that the function can take as constant at the MUX-Inputs
  - The selector-values are used to pass the corresponding input to the MUX output
  - Complex function can be decomposed and implement using many MUXes using the **Shannon expansion theorem**

s1	s0	Y = AND
0	0	C0
0	1	C1
1	0	C2
1	1	C3

Reconfigurable Computing

### The Actel ACT3 Family (row-based)

- Row-based FPGA
  - Modules rows separated by routing channels
- MUX-based macro-cells
  - C-Module
    - 4:1 MUX + 1 OR + 1 AND
  - S-Module
    - 4:1 MUX + 1 OR + 1 AND
    - 1 Flip Flop
- IO placed aside the device

Reconfigurable Computing

### The Actel ACT3 Family (row-based)

- Actel Modules
  - Logic Module
  - C-Module
  - S-Module (Act 2)
  - S-Module (Act 3)

Reconfigurable Computing

### The Actel ACT3 Family (row-based)

- Channels are composed of several segmented routing tracks
  - Minimum length = module pair width
  - Maximum length = row width
  - Long segment if segment width > 3
  - Connections are anti-fuse based
    - Horizontal-to-vertical (XF)
    - Horizontal-to-horizontal (HF)
    - Vertical-to-vertical (VF)
    - Fast vertical connection (FF)
- Tracks for module inputs are segmented by pass transistor (inactive during normal operation)
- Vertical inputs span the channels above and below

Reconfigurable Computing

### The Actel ACT3 Family (row-based)

- Module outputs have dedicated channels which extend vertically two channels above and two channels below, except the bottom and the top

Reconfigurable Computing

### The Xilinx Virtex Family (symmetrical array)

- Symmetrical-array Based FPGA
  - Macro cells are configurable logic block (CLBs), placed on line column intersection.
  - Additional modules exist:
    - Block RAM for internal use
    - Digital clock manager (DCM) for user specific clock frequency generation)
    - Embedded multiplier (Virtex II or newer Virtex series)
    - Global clock Multiplexers
    - Input output block (IOB) for off-chip communication

Reconfigurable Computing

### The Xilinx Virtex Family (symmetrical array)

- Macro cells are CLBs. A CLB contains 4 identical slices on virtexII and newer and 2 slices on Virtex and Virtex E
- 4 slices split in two columns of 2 slices each

1 slice contains:

- 2 4-inputs LUT
- 2 FF for storing LUT results
- MUX to feed LUT either to a FF or the the output
- Carry in and carry out help to construct fast adder circuits using neighbour CLBs

Reconfigurable Computing

### The Xilinx Virtex Family (symmetrical array)

- A CLBs access the general routing matrix via a switch matrix
- Fast connection lines are used for local connections
- A switch matrix connects CLB terminal on the routing resource using multiplexers
- 4 horizontal resource per CLB for on-chip tri-state busses
- Each CLB have two tri-state driver (TBUF) that can drive on chip busses
- Each TBUF has its own control pin and its own input pin
- TBUF are AND-OR based, i.e timing is more predictable

Reconfigurable Computing

### The Xilinx Virtex Family (symmetrical array)

- IOB for off-chip communication
  - Programmability allows the use of an IOB by any CLB
  - Connection can be input, output or bidirectional
  - 6 IOB latched for double data rate (DDR) transmission
  - One of the DDR register can be used on input, output or tri-state
  - DDR accomplished by the two register on each path clocked by rising or falling edge from different clock nets
  - The two Clock signals are generated by the DCM

Reconfigurable Computing

### The Atmel Family (symmetrical array)

Reconfigurable Computing

### The Actel ProAsic Family (sea-of-gates)

- Sea-of-gates style (sea-of-tiles)
  - Macro cells are EEPROM based tiles
  - Four level of hierarchy routing resource.
    - Local resource connects a tile to one of its 8 neighbours
    - Long-lines resource provides routing for long distance and high fan-out (spans 1, 2 or 4 tiles). Runs both horizontal and vertical
    - Very long-line resource spans the entire device
    - Global network (clocks, reset)
  - Connection via anti-fused



Reconfigurable Computing

### The Altera Flex family (hierarchical)

- Hierarchical-based FPGA
- Logic elements (LE) are grouped in Logic array block (LAB), on the higher level
  - 8 LE / LAB for the FLEX8000
  - 10 LE / LAB for the FLEX8000
- LAB arranged as array on the device

An LE contains:


- 1 4-input LUT
- 1 FF
- Carry-in, carry-out
- MUX
- Additional logic

Reconfigurable Computing

### The Altera Flex family (hierarchical)


- FastTrack interconnect provides on-chip routing resource
- Connections among LEs and adjacent LABs via local interconnect signals
- Connection inside each row of LAB is done by a dedicated row interconnect
- Each column of LAB is served by a dedicated column interconnect.
- LEs can drive the row or column channels
- Column interconnect can drive row interconnect.
- A signal from the column interconnect must be routed to the row interconnect before entering an LAB
- LEs can drive global signals (Clocks, reset, asynchronous clear, high fanout, etc...)



Reconfigurable Computing

### The Altera Flex family (hierarchical)


- Programmable IO Element (IOE) allows on-chip and off-chip programmable communication
- An IOE can be programmed as input, output or bidirectional.
- IOE receives data from adjacent interconnect (can be driven by row or column interconnect)
- IOE receives its chip enable (ce) from an adjacent LE.
- One pin per output element (OE) -> possible open drain emulation



Reconfigurable Computing

### Hybrid FPGAs


- The Xilinx VirtexII-Pro
- Basic structure: VirtexII
- Additional features
  - Up to 4 hard-core embedded IBM power pc 405 RISC processors with 300+ Mhz
  - Advanced 18bit x 18bit embedded multipliers
  - Dual-ported RAM
  - Embedded high speed serial RocketIO multi-gigabit transceivers




Reconfigurable Computing

### Hybrid FPGAs

- The Altera Excalibur
- Specific features:
  - One ARM922T 32-bits RISC processor with 200 Mhz
  - Embedded multipliers
  - Internal single and dual-ported RAM and SDRAM controller
  - Expansion bus interface for flash- RAM connection
  - Embedded SignalTap logic analyzer



Reconfigurable Computing



**Prices of the most recent families of Xilinx FPGAs**

Low-cost	High-performance
Spartan 3 < \$130*	Virtex II, Virtex II-Pro < \$3,000*
Spartan 3E < \$35*	Virtex 4, Virtex 5 < \$3,000*

\* approximate cost of the largest device per unit for a batch of 10,000 units

Reconfigurable Computing

**FPGA families**

Low-cost	High-performance
<b>Xilinx</b> Spartan 3 Spartan 3E Spartan 3A Spartan 3AN Spartan 3A DSP <b>Spartan 6</b>	Virtex 4 LX / SX / FX Virtex 5 LX/LXT/SXT/FXT <b>Virtex 6</b>
<b>Altera</b> Cyclone II Cyclone III	Aria Aria II Stratix II Stratix II GX Stratix III L/E Stratix IV E/GX/GT

Reconfigurable Computing

**Virtex 4**

**Column-based features:** Virtex-4 LX Logic Platform, Virtex-4 SX Signal Processing Platform, Virtex-4 FX Full Featured Platform.

**Logic Domain:** Highest logic density (LX), Highest DSP Performance (SX), Connectivity Domain Embedded Processors High-speed Serial I/O (FX).

**Features:** Logic, Memory, DCMs, DSP Blocks, Transceivers, Processors.

Source: [Xilinx, Inc.]

Reconfigurable Computing

**Virtex-5 Family Platforms**

Feature	LX (Now)	LXT (2H 2006)	SXT (2H 2006)	FXT (1H 2007)
Logic	High	High	High	High
On-chip RAM	Low	Medium	High	Very High
DSP Capabilities	Low	Medium	High	Very High
Parallel I/Os	Low	Medium	High	Very High
Serial I/Os	Low	Medium	High	Very High
PowerPC	Low	Medium	High	Very High

Reconfigurable Computing

**A contemporary FPGA: the Xilinx Virtex-6**

- Example: XC6VHX565T**
  - 566,784 programmable logic cells
  - 32.832 Mb block memory
  - 864 DSP blocks
  - 720 parallel input/outputs
  - 24 GTX transceivers (to 11.2G)
  - 48 GTX transceivers (to 6.6G)
  - 4 PCI Express blocks
  - 4 Tri-mode MAC blocks
- Importantly, the components are interconnected by a very large amount of programmable wiring**

Reconfigurable Computing

**Device comparison**

Criteria	Stratix IV	Virtex 6	Virtex 5	Virtex 5	Comment
Device	SGX230	SX315T	SX240T	SX95T	
Price	1000 \$	?	9000 \$	1700 \$	
Process	40 nm	40 nm	65 nm	65 nm	
Clock MHz	540	600	550	550	Multiplier speed
Nof transceivers	16 (or 24)	24	24	16	Virtex: all on one side Stratix: on two sides
Nof logic	91200 ALM	49500 slices	37440 slices	14720 slices	1 ALM ≈ 0.6 - 0.9 slices
Nof multipliers	1288	1344	1056	640	Virtex: 25x18 Stratix: 18x18 (= 9x9 ?)
Block RAM	14.3 Mb	25.3 Mb	18.5 Mb	8.8 Mb	
Nof IO	560	720	960	640	
Package pins	1152	1759	1738	1136	
ETH MAC	Soft core	4	4	4	

Reconfigurable Computing