









Propagation Delay in Ripple Counters Ripple counters are simple, but the cumulative

- propagation delay can cause problems at high frequencies.
- For proper operation the following apply:
 - $T_{clock} \ge N \times t_{pd}$ $F_{max} = 1/(N \times t_{pd})$





Counters with MOD Number < 2^N General Procedures Counter Design Find the smallest number of FF Connect a NAND gate to the Asynchronous CLEAR inputs of all the FFs Determine which FFs will be in the HIGH state at a count = X; then connect the normal outputs of these FFs to the NAND gate inputs



Decade counters/BCD counters

- Decade counters/BCD counters
 - A decade counter is any counter with 10 distinct states, regardless of the sequence. Any MOD-10 counter is a decade counter.
 - A BCD counter is a decade counter that counts from binary 0000 to 1001.
- Decade counters are widely used for counting events and displaying results in decimal form.

Asynchronous Down Counter Each FF, except the first must toggle when the preceding FF goes from LOW to HIGH If the FFs have CLK inputs that respond to negative transition (HIGH to LOW), then an inverter can be placed in front of each CLK input; however the same effect can accomplished by driving each FF CLK input from the inverted output of the preceding FF. Input pulses are applied to A. The A' output serves as the CLK input for B ; the B' output serves as the CLK input for the C. The waveforms at A, B and C show that B toggles whenever A goes LOW to HIGH and C toggles whenever B goes LOW to HIGH.









Synchronous (Parallel) Counters

Circuit Operation

- On a given NGT of the clock, only those FFs that are supposed to toggle on that NGT should have J=K=1 when that NGT occurs.
- FF A must change states at each NGT. Its J and K inputs arepermanently HIGH so that it will toggle on each NGT of the CLK input.
- FF B must change states on each NGT that occurs while A=1.
- FF C must change states on each NGT that occurs while $A{=}B{=}1$
- FF D must change states on each NGT that occurs while A=B=C=1

Synchronous (Parallel) Counters

- Each FF should have its J&K inputs connected such that they are HIGH only when the outputs of all lower-order FFs are in the HIGH state.
- Advantages over asynchronous:
 - 1. FFs will change states simultaneously; synchronized to the NGTs of the input clock pulses.
 - 2. Propagation delays of the FFs do not add together to produce the overall delay.
 - he total response time is the time it takes one FF to toggle plus the time for the new logic levels to propagate through a single AND gate to reach the J, K inputs.
- total delay = FF tpd +AND gate tpd

Digital Logic Design 1







































Synchronous Counter Design Determine desired number of bits and desired counting sequence Draw the state transition diagram showing all possible states Use the diagram to create a table listing all PRESENT states and their NEXT states Add a column for each JK input (or other inputs). Indicate the level required at each J and K in order to the state to th

- Indicate the level required at each J and K in order to produce transition to the NEXT state.
- Design the logic circuits to generate levels required at each JK input.
- Implement the final expressions.



	P			Present State			Next State			J		K	
JK Flip-Flop 0			0				0			0		x	
excitation table		0				1				1		х	
			1				0				х	1	
-		-	1	_	_	_	1	_			х		0
	PRESENT State		NEXT State								1		
	C	B	A	C	B	A		Jo	Ko	Ja	Ke	JA	KA
Line 1	0	0	0	0	0	1		0	x	0	x	1	x
2	0	0	1	0	1	0		0	x	1	x	÷.	1
3	0	1	0	0	1	1		D	x	x	0	1	÷
4	0	1	1	1	0	0		1	x	x	1	÷	-
5	1	0	0	0	0	0		x	1	0	÷.	6	÷
6	1	0	1	0	0	0		x	1	0	÷.	č	1
7	1	1	0	0	0	0		2	1		÷.		
8	1	1	1	0	0	0		÷.	÷	÷.	1	9	1







PRE	RESENT State			XT SI	ate	Control Inputs			
С	В	Α	c	В	A	Dc	DB	D	
0	0	0	0	0	1	0	0	1	
0	0	1	a	1	0	0	1		
0	1	0	C	1	1	0	1	1	
0	1	1	1	0	0	1	0		
1	0	0	0	0	0	0	0	0	
1	0	1	0	0	0	0	õ	0	
1	1	0	0	0	0	0	0	0	
1	1	1	0	0	0	0	0	0	



















