









	IAND Gate Latch
•	The NAND gate latch or simply latch is a basic FF.
•	The inputs are set and clear (reset)
•	The inputs are active low, that is, the output will change when the input is pulsed low.
•	When the latch is set
	$Q = 1$ and $\overline{Q} = 0$
•	When the latch is clear or reset
	$Q = 0$ and $\overline{Q} = 1$











## NAND Gate Latch Summary of the NAND latch: SET = RESET = 1. Normal resting state, outputs remain in state prior to input. SET = 0, RESET = 1. Q will go high and remain high even if the SET input goes high. SET = 1, RESET = 0. Q will go low and remain low even if the RESET input goes high. SET = RESET = 0. Output is unpredictable because the latch is being set and reset at the same time.



## NOR Gate Latch The NOR latch is similar to the NAND latch except that the Q and Q' outputs are reversed. The SET and RESET inputs are active high, that is, the output will change when the input is pulsed high. In order to ensure that a FF begins operation at a known level, a pulse may be applied to the SET or RESET inputs when a device is powered up.























## Clocked J-K Flip-Flop Operates like the S-R FF. J is set, K is clear. When J and K are both high the output is toggled from whatever state it is in to the opposite state. May be positive going or negative going clock trigger. Has the ability to do everything the S-C FF does, plus operate in toggle mode.









## D Latch (Transparent Latch)

• One data input.

26

- The clock has been replaced by an enable line.
- The device is NOT edge triggered.
- The output follows the input only when EN is high.













reliably.
 Clock transition times: maximum time for the clock transitions, generally less than 50 ns for TTL, or 200 ns for CMOS devices.

























• Serial and parallel are often combined to exploit the benefits of each.





























