



### Introduction


- Basic logic gate functions will be combined in *combinational* logic circuits.
- Simplification of logic circuits will be done using Boolean algebra and a mapping technique.
- Troubleshooting of combinational circuits will be introduced.
- PLD structures will be explained.





### Algebraic Simplification

- Place the expression in SOP form by applying DeMorgan's theorems and multiplying terms.
- Check the SOP form for common factors and perform factoring where possible.
- Note that this process may involve some trial and error to obtain the simplest result.



### Karnaugh Map Method


- A graphical method of simplifying logic equations or truth tables. Also called a K map.
- Theoretically can be used for any number of input variables, but practically limited to 5 or 6 variables.


### Karnaugh Map Method


- The truth table values are placed in the K map.
- Adjacent K map square differ in only one variable both horizontally and vertically.
- The pattern from top to bottom and left to right must be in the form  $\overline{AB}, \overline{AB}, AB, A\overline{B}$
- A SOP expression can be obtained by ORing all squares that contain a 1.


### 8


# Karnaugh Map Method Looping adjacent groups of 2, 4, or 8 1s will result in further simplification. When the largest possible groups have been looped, only the common terms are placed in the final expression. Looping may also be wrapped between top, bottom, and sides.

































## Enable/Disable Circuits

- A circuit is enabled when it allows the passage of an input signal to the output.
- A circuit is disabled when it prevents the passage of an input signal to the output.
- Situations requiring enable/disable circuits occur frequently in digital circuit design.











| listed in the tab                  |        | s of subfamilies as    |  |
|------------------------------------|--------|------------------------|--|
| TTL Series                         | Prefix | Example IC             |  |
| Standard TTL                       | 74     | 7404 (hex INVERTER)    |  |
| Schottky TTL                       | 74S    | 74S04 (hex INVERTER)   |  |
| Low-power Schottky TTL             | 74LS   | 74LS04 (hex INVERTER)  |  |
| Advanced Schottky TTL              | 74AS   | 74AS04 (hex INVERTER)  |  |
| Advanced low-power<br>Schottky TTL | 74ALS  | 74ALS04 (hex INVERTER) |  |

dce


| <ul> <li>The CMOS family consists of several series,<br/>some of which are shown in the table.</li> </ul> |        |                          |  |  |
|---|--------|--------------------------|--|--|
| CMOS Series   | Prefix | Example IC               |  |  |
| Metal-gate CMOS   | 40     | 4001 (quad NOR gates)    |  |  |
| Metal-gate, pin-compatible with TTL   | 74C    | 74C02 (quad NOR gates)   |  |  |
| Silicon-gate, pin-compatible with TTL,<br>high-speed  | 74HC   | 74HC02 (quad NOR gates)  |  |  |
| Silicon-gate, high-speed, pin-compatible and<br>electrically compatible with TTL                          | 74HCT  | .74HCT02 (quad NOR gates |  |  |
| Advanced-performance CMOS, not pin-<br>compatible or electrically compatible with<br>TTL                  | 74AC   | 74AC02 (quad NOR)        |  |  |
| Advanced-performance CMOS, not pin-<br>compatible with TTL, but electrically<br>compatible with TTL       | 74ACT  | 74ACT02 (quad NOR)       |  |  |





### **Troubleshooting Digital Systems**

- 3 basic steps
  - Fault detection, determine operation to expected operation.
  - Fault isolation, test and measure to isolate the fault.Fault correction, repair the fault.
- Good troubleshooting skills come through experience in actual hands-on troubleshooting.
- The basic troubleshooting tools used here will be: the logic probe, oscilloscope, and logic pulser.
- The most important tool is the technician's brain.



### Internal Digital IC Faults

- Most common internal failures:
  - Malfunction in the internal circuitry.
  - Inputs or outputs shorted to ground or V<sub>CC</sub>
  - Inputs or outputs open-circuited
  - Short between two pins (other than ground or  $\rm V_{\rm CC})$

- Short between two pins
- The signal at those pins will always be identical.

### External Faults

- Open signal lines signal is prevented from moving between points. Some causes:
  - Broken wire
  - Poor connections (solder or wire-wrap)
  - Cut or crack on PC board trace
  - Bent or broken IC pins.
  - Faulty IC socket
- Detect visually and verify with an ohmmeter.

# External Faults

- Shorted signal lines the same signal will appear on two or more pins. V<sub>CC</sub> or ground may also be shorted. Some causes:
  - Sloppy wiring
  - Solder bridges
  - Incomplete etching
- Detect visually and verify with an ohmmeter.

### **External Faults**

- Faulty power supply ICs will not operate or will operate erratically.
  - May lose regulation due to an internal fault or because circuits are drawing too much current.
  - Always verify that power supplies are providing the specified range of voltages and are properly grounded.
  - Use an oscilloscope to verify that AC signals are not present.

### External Faults

- Output loading caused by connecting too many inputs to the output of an IC.
  - Causes output voltage to fall into the indeterminate range.
  - This is called *loading* the output.
  - Usually a result of poor design or bad connection.

# <text>

### Programmable Logic Devices

- PLD ICs can be programmed out of system or in system.
- Logic circuits can be described using schematic diagrams, logic equations, truth tables, and HDL.
- PLD development software can convert any of these descriptions into 1s and 0s and loaded into the PLD.

### Programmable Logic Devices

- Hierarchical design small logic circuits are defined and combined with other circuits to form a large section of a project. Large sections can be combined and connected for form a system.
- Top-down design requires the definition of sub sections that will make up the system, and definition of the individual circuits that will make up each sub section.
- Each level of the hierarchy can be designed and tested individually.

