

dce 2009



Digital Logic Design 1


Tran Ngoc Thinh
HCMC University of Technology
<http://www.cse.hcmut.edu.vn/~tnthinh>



dce 2009

Introduction


- Basic logic gate functions will be combined in *combinational* logic circuits.
- Simplification of logic circuits will be done using Boolean algebra and a mapping technique.
- Troubleshooting of combinational circuits will be introduced.
- PLD structures will be explained.



dce 2009



Sum-of-Products Form


- A Sum-of-products (SOP) expression will appear as two or more AND terms ORed together.
$$ABC + \overline{A}BC$$
$$AB + \overline{A}BC + \overline{C}D + D$$
- A Product-of-sums(POS) expression is sometimes used in logic design.
$$(A + B + C)(\overline{A} + B + \overline{C})$$



dce 2009

Simplifying Logic Circuits


- The circuits below both provide the same output, but the lower one is clearly less complex.


- We will study simplifying logic circuits using Boolean algebra and Karnaugh mapping



dce 2009

Algebraic Simplification


- Place the expression in SOP form by applying DeMorgan's theorems and multiplying terms.
- Check the SOP form for common factors and perform factoring where possible.
- Note that this process may involve some trial and error to obtain the simplest result.



dce 2009

Designing Combinational Logic Circuits

- To solve any logic design problem:
 - Interpret the problem and set up its truth table.
 - Write the AND (product) term for each case where the output equals 1.
 - Combine the terms in SOP form.
 - Simplify the output expression if possible.
 - Implement the circuit for the final, simplified expression.



Karnaugh Map Method

- A graphical method of simplifying logic equations or truth tables. Also called a K map.
- Theoretically can be used for any number of input variables, but practically limited to 5 or 6 variables.

Karnaugh Map Method

- The truth table values are placed in the K map.
- Adjacent K map square differ in only one variable both horizontally and vertically.
- The pattern from top to bottom and left to right must be in the form $\overline{AB}, \overline{AB}, AB, AB$
- A SOP expression can be obtained by ORing all squares that contain a 1.

Karnaugh Map Method

- Looping adjacent groups of 2, 4, or 8 1s will result in further simplification.
- When the largest possible groups have been looped, only the common terms are placed in the final expression.
- Looping may also be wrapped between top, bottom, and sides.

Karnaugh Map for 2, 3 variables

- Looping adjacent groups of 2, 4, or 8 1s will result in further simplification.

A	B	X
0	0	1
0	1	0
1	0	0
1	1	1

$$x = \overline{A}\overline{B} + AB$$

	\overline{B}	B
\overline{A}	1	0
A	0	1

A	B	C	X
0	0	0	1
0	0	1	1
0	1	0	1
0	1	1	0
1	0	0	0
1	0	1	0
1	1	0	1
1	1	1	0

$$X = \overline{A}\overline{B}\overline{C} + \overline{A}\overline{B}C + \overline{A}B\overline{C} + \overline{A}BC$$

	\overline{C}	C
$\overline{A}\overline{B}$	1	1
$\overline{A}B$	1	0
AB	1	0
$A\overline{B}$	0	0

Karnaugh Map for 4 variables

- Looping adjacent groups of 2, 4, or 8 1s will result in further simplification.

A	B	C	D	X
0	0	0	0	0
0	0	0	1	1
0	0	1	0	0
0	0	1	1	0
0	1	0	0	0
0	1	0	1	1
0	1	1	0	0
0	1	1	1	0
1	0	0	0	0
1	0	0	1	0
1	0	1	0	0
1	0	1	1	0
1	1	0	0	0
1	1	0	1	1
1	1	1	0	0
1	1	1	1	1

$$X = \overline{A}\overline{B}\overline{C}D + \overline{A}\overline{B}C\overline{D} + \overline{A}B\overline{C}D + A\overline{B}\overline{C}D$$

	$\overline{C}\overline{D}$	$\overline{C}D$	CD	$C\overline{D}$
$\overline{A}\overline{B}$	0	1	0	0
$\overline{A}B$	0	1	0	0
AB	0	1	1	0
$A\overline{B}$	0	0	0	0

Minimization Technique

- Minimization is done by spotting patterns of 1's and 0's
- Simple theorems are then used to simplify the Boolean description of the patterns
- Pairs of adjacent 1's
 - remember that adjacent squares differ by only one variable
 - hence the combination of 2 adjacent squares has the form
 - $P(A + A')$
 - this can be simplified (from before) to just P

A\BC	00	01	11	10
0	0	0	1	0
1	0	1	1	1

Example of pairs of adjacent of 1s

- Minimization is done by spotting patterns of 1's and 0's

Example of grouping of fours 1s (quads)

- Minimization is done by spotting patterns of 1's and 0's

Example of grouping of eight 1s (octals)

- Minimization is done by spotting patterns of 1's and 0's

Complete Simplification Process

- Complete K map simplification process:
 - Construct the K map, place 1s as indicated in the truth table.
 - Loop 1s that are not adjacent to any other 1s.
 - Loop 1s that are in pairs
 - Loop 1s in octets even if they have already been looped.
 - Loop quads that have one or more 1s not already looped.
 - Loop any pairs necessary to include 1st not already looped.
 - Form the OR sum of terms generated by each loop.

Don't Care Conditions

- In certain cases some of the minterms may never occur or it may not matter what happens if they do
 - In such cases we fill in the Karnaugh map with X
 - meaning don't care
 - When minimizing an X is like a "joker"
 - X can be 0 or 1 - whatever helps best with the minimization
- "Don't care" conditions should be changed to either 0 or 1 to produce K-map looping that yields the simplest expression.

Exclusive-OR

- The exclusive OR (XOR) produces a HIGH output whenever the two inputs are at opposite levels.

Exclusive-NOR

- The exclusive NOR (XNOR) produces a HIGH output whenever the two inputs are at the same level.
- XOR and XNOR outputs are opposite.

A	B	x
0	0	1
0	1	0
1	0	0
1	1	1

XNOR gate symbols

(a) $x = AB + \bar{A}\bar{B}$

(b) $x = A \oplus B = AB + \bar{A}\bar{B}$

(c) $x = 1$

Parity Generator and Checker

- XOR and XNOR gates are useful in circuits for parity generation and checking.

(a) Even-parity generator

(b) Even-parity checker

Enable/Disable Circuits

- A circuit is enabled when it allows the passage of an input signal to the output.
- A circuit is disabled when it prevents the passage of an input signal to the output.
- Situations requiring enable/disable circuits occur frequently in digital circuit design.

Enable/Disable Circuits

- AND gate function act as enable/disable circuits

ENABLE: $x = A$ (B = 1)

DISABLE: $x = 0$ (B = 0)

$x = \bar{A}$ (B = 1)

$x = 1$ (B = 0)

Basic Characteristics of Digital ICs

- IC "chips" consist of resistors, diodes, and transistors fabricated on a piece of semiconductor material called a substrate.
- Digital ICs may be categorized according to the number of logic gates on the substrate:
 - SSI – less than 12
 - MSI – 12 to 99
 - LSI – 100 to 9999
 - VLSI – 10,000 to 99,999
 - ULSI – 100,000 to 999,999
 - GSI – 1,000,000 or more

Basic Characteristics of Digital ICs

- The first package we will examine is the dual in line package (DIP).

(a)

(b) Notch
Chip may have small dot near pin 1

(c) Actual silicon chip
Pin 8, Pin 1, Pin 14

Basic Characteristics of Digital ICs

- ICs are also categorized by the type of components used in their circuits.
 - Bipolar ICs use NPN and PNP transistors
 - Unipolar ICs use FET transistors.
- The transistor-transistor logic (TTL) and the complementary metal-oxide semiconductor (CMOS) families will both be examined.

Basic Characteristics of Digital ICs

- The TTL family consists of subfamilies as listed in the table.

TTL Series	Prefix	Example IC
Standard TTL	74	7404 (hex INVERTER)
Schottky TTL	74S	74S04 (hex INVERTER)
Low-power Schottky TTL	74LS	74LS04 (hex INVERTER)
Advanced Schottky TTL	74AS	74AS04 (hex INVERTER)
Advanced low-power Schottky TTL	74ALS	74ALS04 (hex INVERTER)

Basic Characteristics of Digital ICs

- The CMOS family consists of several series, some of which are shown in the table.

CMOS Series	Prefix	Example IC
Metal-gate CMOS	40	4001 (quad NOR gates)
Metal-gate, pin-compatible with TTL	74C	74C02 (quad NOR gates)
Silicon-gate, pin-compatible with TTL, high-speed	74HC	74HC02 (quad NOR gates)
Silicon-gate, high-speed, pin-compatible and electrically compatible with TTL	74HCT	74HCT02 (quad NOR gates)
Advanced-performance CMOS, not pin-compatible or electrically compatible with TTL	74AC	74AC02 (quad NOR)
Advanced-performance CMOS, not pin-compatible with TTL, but electrically compatible with TTL	74ACT	74ACT02 (quad NOR)

Basic Characteristics of Digital ICs

- Power (referred to as V_{CC}) and ground connections are required for chip operation.
- V_{CC} for TTL devices is normally +5 V.
- V_{DD} for CMOS devices can be from +3 to +18 V.

Basic Characteristics of Digital ICs


- Inputs that are not connected are said to be floating. The consequences of floating inputs differ for TTL and CMOS.
 - Floating TTL input acts like a logic 1. The voltage measurement may appear in the indeterminate range, but the device will behave as if there is a 1 on the floating input.
 - Floating CMOS inputs can cause overheating and damage to the device. Some ICs have protection circuits built in, but the best practice is to tie all unused inputs either high or low.

Troubleshooting Digital Systems

- 3 basic steps
 - Fault detection, determine operation to expected operation.
 - Fault isolation, test and measure to isolate the fault.
 - Fault correction, repair the fault.
- Good troubleshooting skills come through experience in actual hands-on troubleshooting.
- The basic troubleshooting tools used here will be: the logic probe, oscilloscope, and logic pulser.
- The most important tool is the technician's brain.

Troubleshooting Digital Systems

- The logic probe will indicate the presence or absence of a signal when touched to a pin as indicated below.



LEDs			Logic Condition
Red	Green	Yellow	
OFF	ON	OFF	LOW
OFF	ON	OFF	HIGH
OFF	OFF	OFF	INDETERMINATE*
X	X	FLASHING	PULSING

* Includes open or floating condition

Internal Digital IC Faults

- Most common internal failures:
 - Malfunction in the internal circuitry.
 - Inputs or outputs shorted to ground or V_{CC}
 - Inputs or outputs open-circuited
 - Short between two pins (other than ground or V_{CC})

Internal Digital IC Faults

- Malfunction in internal circuitry
 - Outputs do not respond properly to inputs. Outputs are unpredictable.
- Input internally shorted to ground or supply
 - The input will be stuck in LOW or HIGH state.
- Output internally shorted to ground or supply
 - Output will be stuck in LOW or HIGH state.
- Open-circuited input or output
 - Floating input in a TTL device will result in a HIGH output. Floating input in a CMOS device will result in erratic or possibly destructive output.
 - An open output will result in a floating indication.
- Short between two pins
 - The signal at those pins will always be identical.

External Faults

- Open signal lines – signal is prevented from moving between points. Some causes:
 - Broken wire
 - Poor connections (solder or wire-wrap)
 - Cut or crack on PC board trace
 - Bent or broken IC pins.
 - Faulty IC socket
- Detect visually and verify with an ohmmeter.

External Faults

- Shorted signal lines – the same signal will appear on two or more pins. V_{CC} or ground may also be shorted. Some causes:
 - Sloppy wiring
 - Solder bridges
 - Incomplete etching
- Detect visually and verify with an ohmmeter.

External Faults

- Faulty power supply – ICs will not operate or will operate erratically.
 - May lose regulation due to an internal fault or because circuits are drawing too much current.
 - Always verify that power supplies are providing the specified range of voltages and are properly grounded.
 - Use an oscilloscope to verify that AC signals are not present.

dce 2009

External Faults


- Output loading – caused by connecting too many inputs to the output of an IC.
 - Causes output voltage to fall into the indeterminate range.
 - This is called *loading* the output.
 - Usually a result of poor design or bad connection.

dce 2009

dce 2009

Programmable Logic Devices

- PLDs allow the design process to be automated.
- Designers identify inputs, outputs, and logical relationships.
- PLDs are electronically configured to form the defined logic circuits.



The diagram illustrates the internal structure of a PLD. It features two primary inputs, A and B. Input A is connected to an inverter, and its output is connected to the first input of a 2-input AND gate (Product 1). Input B is connected to another inverter, and its output is connected to the second input of Product 1. Product 1 is also connected to the first input of a 2-input OR gate. Product 2 is connected to the second input of the same OR gate. Product 3 is connected to the first input of a second 2-input OR gate. Product 4 is connected to the second input of this second OR gate. The outputs of both OR gates are connected to a common output line labeled Y. The output of the second OR gate is also connected to an output labeled Z. A feedback loop labeled 'Feedback' is shown connecting the output Y back to the inputs of the AND gates.

dce 2009

dce 2009

Programmable Logic Devices

- PLD ICs can be programmed out of system or in system.
- Logic circuits can be described using schematic diagrams, logic equations, truth tables, and HDL.
- PLD development software can convert any of these descriptions into 1s and 0s and loaded into the PLD.

dce 2009

dce 2009

Programmable Logic Devices

- Hierarchical design – small logic circuits are defined and combined with other circuits to form a large section of a project. Large sections can be combined and connected for form a system.
- Top-down design requires the definition of sub sections that will make up the system, and definition of the individual circuits that will make up each sub section.
- Each level of the hierarchy can be designed and tested individually.

dce 2009

dce 2009

Programmable Logic Devices

- A system is built from the bottom up.
 - Each block is described by a design file.
 - The designed block is tested
 - After testing it is compiled using development software.
 - The compiled block is tested using a simulator for verify correct operation.
 - A PLD is programmed to verify correct operation.

dce 2009