





• To il	lustrate th	e perform	nance impa	ct, assume a single	-issue pipelined
CPL	J with CPI	= 1 usin	g <u>non-ideal</u>	memory.	
 Igno 	ring other	factors, t	he minimur	m cost of a full mem	nory access in terr
of n	umber of v	vasted CI	PU cycles:		
	CPU	CPU	Memory	Minimum CPU memory stall cycles	
Year	speed cycle		Access	or instruction	
4000.	MHZ	ns 405	ns	400/405 4	0.5
1986:	8	125	190	190/125 - 1	= 0.5
1989:	33	30	165	165/30 -1	= 4.5
1992:	60	16.6	120	120/16.6 -1	= 6.2
1996:	200	5	110	110/5 -1	= 21
1998:	300	3.33	100	100/3.33 -1	= 29
2000:	1000	1	90	90/1 - 1	
2002:	2000	.5	80	80/.5 - 1	
2004:	3000	.333		60.333 - 1	





















































