

Thoai Nam



- □ Pipelining concepts
- □ The DLX architecture
- □ A simple DLX pipeline
- Pipeline Hazards and Solution to overcome

Reference:

Computer Architecture: A Quantitative Approach, *John L Hennessy & David a Patterson*, Chapter 6



 A technique to make fast CPUs by overlapping execution of multiple instructions

Cycles

Instruction #	1	2	3	4	5	6	7	8
Instruction i	S 1	S2	S3	S4				
Instruction i+1		S1	S2	S3	S4			
Instruction i+2			S1	S2	S3	S4		
Instruction i+3				S1	S2	S3	S4	
Instruction i+4					S1	S2	S3	S4



Pipeline throughput

- Determined by how often an instruction exists the pipeline
- Depends on the overhead of clock skew and setup
- Depends on the time required for the slowest pipe stage

Pipeline stall

- Delay the execution of some instructions and all succeeding instructions
- "Slow down" the pipeline
- Pipeline Designer's goal
 - Balance the length of pipeline stages
 - Reduce / Avoid pipeline stalls



Pipeline speedup =_

 $\begin{array}{l} \textbf{Pipeline speedup} &= \displaystyle \frac{\text{Average instruction time without pipeline}}{\text{Average instruction time with pipeline}} \\ &= \displaystyle \frac{\text{CPI without pipelining * Clock cycle without pipelining}}{\text{CPI with pipelining * Clock cycle with pipelining}} \\ &= \displaystyle \frac{\text{CPI with pipelining * Clock cycle with pipelining}}{\text{CPI with pipelining * Clock cycle with pipelining}} \\ &= \displaystyle \frac{\text{CPI with pipelining * Clock cycle with pipelining}}{\text{CPI with pipelining * Clock cycle with pipelining}} \\ &= \displaystyle \frac{\text{CPI with pipelining * Clock cycle with pipelining}}{\text{CPI with pipelining * Clock cycle with pipelining}} \\ &= \displaystyle \frac{\text{CPI with pipelining * Clock cycle with pipelining}}{\text{CPI with pipelining * Clock cycle with pipelining}} \\ &= \displaystyle \frac{\text{CPI with pipelining * Clock cycle with pipelining}}{\text{CPI with pipelining * Clock cycle with pipelining}} \\ &= \displaystyle \frac{\text{CPI with pipelining * Clock cycle with pipelining}}{\text{CPI with pipelining * Clock cycle with pipelining}} \\ &= \displaystyle \frac{\text{CPI with pipelining * Clock cycle with pipelining}}{\text{CPI with pipelining * Clock cycle with pipelining}} \\ &= \displaystyle \frac{\text{CPI with pipelining * Clock cycle with pipelining}}{\text{CPI with pipelining * Clock cycle with pipelining}} \\ &= \displaystyle \frac{\text{CPI with pipelining * Clock cycle with pipelining}}{\text{CPI with pipelining * Clock cycle with pipelining}} \\ &= \displaystyle \frac{\text{CPI with pipelining * Clock cycle with pipelining}}{\text{CPI with pipelining * Clock cycle with pipelining}} \\ &= \displaystyle \frac{\text{CPI with pipelining * Clock cycle with pipelining}}{\text{CPI with pipelining * Clock cycle with pipelining}} \\ &= \displaystyle \frac{\text{CPI with pipelining * Clock cycle with pipelining}}{\text{CPI with pipelining * Clock cycle with pipelining}} \\ &= \displaystyle \frac{\text{CPI with pipelining * Clock cycle with pipelining}}{\text{CPI with pipelining * Clock cycle with pipelining}} \\ &= \displaystyle \frac{\text{CPI with pipelining * Clock cycle with pipelining}}{\text{CPI with pipelining * Clock cycle with pipelining}} \\ &= \displaystyle \frac{\text{CPI with pipelining * Clock cycle with pipelining}}{\text{CPI with pipelining * Clock cycle with pipelining}} \\ &= \displaystyle \frac{\text{CPI with pipelining * Clock cycle$

CPI with pipelining = Ideal CPI + Pipeline stall clock cycles per instruction

Ideal CPI * Pipeline depth

Ideal CPI + Pipeline stall clock cycles per instruction



- A mythical computer which architecture is based on most frequently used primitives in programs
- Used to demonstrate and study computer architecture organizations and techniques
- □ A DLX instruction consists of 5 execution stages
 - IF instruction fetch
 - ID instruction decode and register fetch
 - EX execution and effective address calculation
 - MEM memory access
 - WB write back



Fetch a new instruction on each clock cycle
An instruction step = a pipe stage

Instruction #	1	2	3	4	5	6	7	8
Instruction i	IF	ID	EX	MEM	WB			
Instruction i+1		IF	ID	EX	MEM	WB		
Instruction i+2			IF	ID	EX	MEM	WB	
Instruction i+3				IF	ID	EX	MEM	WB

Cycles




- Are situations that prevent the next instruction in the instruction stream from executing during its designated cycles
- □ Leads to pipeline stalls
- □ Reduce pipeline performance
- □ Are classified into 3 types
 - Structural hazards
 - Data hazards
 - Control hazards



- Due to resource conflicts
- Instances of structural hazards
 - Some functional unit is not fully pipelined
 - a sequence of instructions that all use that unit cannot be sequentially initiated
 - Some resource has not been duplicated enough. Eg:
 - » Has only 1 register-file write port while needing 2 write in a cycle
 - » Using a single memory pipeline for data and instruction
- □ Why we allow this type of hazards?
 - To reduce cost.
 - To reduce the latency of the unit




- Occurs when the order of access to operands is changed by the pipeline, making data unavailable for next instruction
- □ Example: consider these 2 instructions



Hardware Solution to Data Hazard

- □ Forwarding (bypassing/short-circuiting) techniques
 - Reduce the delay time between 2 depended instructions
 - The ALU result is fed back to the ALU input latches
 - Forwarding hardware check and forward the necessary result to the ALU input for the **2 next** instructions






□ RAW(Read After Write)

- Instruction j tries to read a source before instruction i writes it
- Most common types
- WAR(Write After Read)
 - Instruction j tries to write a destination before instruction i read it to execute
 - Can not happen in DLX pipeline. Why?
- WAW(Write After Write)
 - Instruction j tries to write a operand before instruction i updates it
 - The writes end up in the wrong order
- □ Is RAR (Read After Read) a hazard?



Pipeline scheduling (Instruction scheduling)

 Use compiler to rearrange the generated code to eliminate hazard. Example:





- □ Occurs when a branch/jump instruction is taken
- □ Causes great performance loss
- □ Example:

Unnecessary instruction loaded

The PC register changed here

Branch instruction IF) EX	MEM	WB					
Instruction i+1	Fstall	stall	IF	ID	EX	MEM	WB	
Instruction i+2	stall	stall	stall	IF	ID	EX	MEM	WB
Instruction i+3		stall	stall	stall	IF	ID	EX	MEM
Instruction i+4			stall	stall	stall	IF	ID	EX
Instruction i+5				stall	stall	stall	IF	ID
Instruction i+6					stall	stall	stall	IF

Reducing Control Hazard Effects

- Predict whether the branch is taken or not
- Compute the branch target address earlier
- □ Use many schemes
 - Pipeline freezing
 - Predict-not-taken scheme
 - Predict-taken scheme (N/A in DLX)
 - Delayed branch



- Hold any instruction after the branch until the branch destination is known
- □ Simple but not efficient




- Predict the branch as not taken and allow execution to continue
 - Must not change the machine state till the branch outcome is known
- □ If the branch is not taken: no penalty
- □ If the branch is taken:
 - Restart the fetch at the branch target
 - Stall one cycle



🗆 Exan	nple									
		ructic /	on F	etch	resta	rted				
Taken branch instruction	IF ID EX	MEM	WD							
		IVIEIVI	W D							
Instruction i+1	IF IF	ID	EX	MEM	WB					
Instruction i+2	stall	IF	ID	EX	MEM	WB				
Instruction i+3		stall	IF	ID	EX	MEM	WB			
Instruction i+4	/		stall	IF	ID	EX	MEM			
	/									
Riaht	/ Right instruction fetched									




Change the order of execution so that the next instruction is always valid and useful
"From before" approach





□ "From target" approach





□ "From fall through" approach

